

Theory of Logic Circuits					
Academic year	Term		Exercise Supervisor	Group	Section
2018/2019	Thursday	Makrokierunek	KP	3	2
	15:15 - 16:45				

Report from exercise number 9

Exercise performed on 2019-05-09

Subject of the exercise:

Registers

Section consists of:

- Wojciech Bieniek
- Mikołaj Dobosz



Task 1

Design and build a 3-bit shift register with a circling “1” and synchronous self-correction. Provide K-map, truth table and a timing diagram.

Q₁	Q₂	Q₃	S
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Q₁ \ Q₂ Q₃	00	01	11	10
0	1	1	0	0
1	0	0	0	0

$$S = \overline{Q_1} * \overline{Q_2} = \overline{Q_1 + Q_2}$$



Task 2

Design a 3-bit parallel-in serial-out register with loading information in one asynchronous stage, not losing information at the stage of reading.

